Share |
Login Form
Newsletter



Receive HTML?

Latest Members


Improving overall productivity


I have recently seen, from two independent sources, that the impact of adopting high-level synthesis actually provides a great productivity gain in the verification flow than it does in the design flow. I would love to have some user views on this (in private is fine) and to find out where and why the greatest savings are incurred.
Discussion started by Brian Bailey , on 18 February 11:39 AM
Replies






Latest Content
User rating
 
0.0 (0)