Login Form
Newsletter
Most Active Communities
Most Active Members
Latest Members
About Me
- Basic Information
- Gender
- Male
- About me
- VLSI SYSTEM DESIGN Verilog, VHDL, LOGIC SYNTHESIS, PHYSICAL DESIGN, STATIC TIMING ANALYSIS, SPICE CODING
- Contact Information
- Country
- India
- Education
- College / University
- B.E, M.Sc(Engg)
- Graduation Year
- 2007
SHESHARAMAN.K.N
- Karma
-

- Member since
- Thursday, 05 August 2010 06:29
- Last online
- 553 days ago
- Profile views
- 1210 views
18 months ago
|
|
|
SHESHARAMAN.K.N uploaded a new avatar. | Aug 05 |
|
|
|
SHESHARAMAN.K.N joined the community MATLAB/Simulink | Aug 05 |
|
|
|
SHESHARAMAN.K.N joined the community Transistor-Level IC Design | Aug 05 |
Latest Content
|
Category: TB-Blog
|
|
Category: TB-Blog
|
|
Category: TB-Blog
|
|
Category: TB-Blog
|
|
Category: TB-Blog
|
|
Category: TB-Reviews
|
|
Category: TB-Reviews
|
|
Category: TB-Reviews
|
|
Category: TB-Reviews
|
|
Category: TB-Reviews
|
|
Category: TB-Reviews
|
|
Category: TB-Reviews
|
|
Category: TB-Reviews
|
|
Category: TB-Reviews
|
|
Category: TB-Blog
|
|
Category: TB-Blog
|
|
Category: TB-Reviews
|

