<?xml version="1.0" encoding="UTF-8"?><rss version="2.0">
    <channel>
        <title><![CDATA[TB-Blog - TechBites]]></title>
        <description><![CDATA[TechBites - The Science and Technology Collaborative Community]]></description>
        <link>http://www.techbites.com/</link>
		        	        	        <item>
                <guid isPermaLink="false">2775-611</guid>
	            <title><![CDATA[Brian Bailey’s must see list for DAC 2010: ESL to GDSII ECO flow]]></title>
	            <link>/201006072775/myblog/blog/z000e-brian-baileys-must-see-list-for-dac-2010.html</link>
	            <description><![CDATA[
	            	            Brian,

It is indeed very exciting to see ESL pick up momentum, and I'm sure we'll start seeing more capbilities and flows around ESL being developed. One very unique capability Cadence has is a complete ESL to GDSII ECO flow. As anyone who has designed a chip (either at ESL or RTL level) would know, almost all designs go through ECOs and they can be very time consuming. Using Cadence's ECO flow, one can automate the process of ECO implementation and save valuable time. We'll be showing this at DAC this year (booth 1334).

Yoon	            ]]></description>
                <category><![CDATA[TB-Blog]]></category>
                <pubDate>Fri, 11 Jun 2010 22:38:36 -0500</pubDate>
            </item>
	        	        <item>
                <guid isPermaLink="false">2775-609</guid>
	            <title><![CDATA[Brian Bailey’s must see list for DAC 2010: Cadence Best UVM demo at DAC]]></title>
	            <link>/201006072775/myblog/blog/z000e-brian-baileys-must-see-list-for-dac-2010.html</link>
	            <description><![CDATA[
	            	            Hi Brian,

Just in time for the UVM, Cadence is back to DAC in a much bigger way than the previous years.  For your readers, one thing I can highlight is the "Best UVM" demo in our Silicon Realization pod on the DAC floor in booth #1334.  We have a wide array of technology and solutions from building the UVM environment, to running it fast, to analyzing and debugging the results.  We'll even have something _new_, though I can't mention exactly what it is just yet.  You'll have to stay tuned for a few more days!

Hopefully your readers will be happy to see Cadence back at DAC in a strong way and will stop by to see the news on UVM and the other Cadence offerings.

=Adam Sherer, Cadence Verification Product Management Director	            ]]></description>
                <category><![CDATA[TB-Blog]]></category>
                <pubDate>Wed, 09 Jun 2010 21:47:46 -0500</pubDate>
            </item>
	        	        <item>
                <guid isPermaLink="false">2775-605</guid>
	            <title><![CDATA[Brian Bailey’s must see list for DAC 2010: Can you please add something on Emulation/prototyping products?]]></title>
	            <link>/201006072775/myblog/blog/z000e-brian-baileys-must-see-list-for-dac-2010.html</link>
	            <description><![CDATA[
	            	            Hi Brian,
  Interesting coverage on ESL & brief one on Pre-Si Verification (if you allow, here is my list/round-up www.cvcblr.com/?p=170).

Can you please cover the likes of EVE, HAPS, GateRocket etc.

Regards
Srini
www.cvcblr.com/blog 	            ]]></description>
                <category><![CDATA[TB-Blog]]></category>
                <pubDate>Mon, 07 Jun 2010 15:49:19 -0500</pubDate>
            </item>
	        		    </channel>
</rss>

